

Return-to-Non-Secure Vulnerabilities on ARM Cortex-M TrustZone: Attack and Defense

Zheyuan Ma, Xi Tan, Lukasz Ziarek, Ning Zhang, Hongxin Hu, Ziming Zhao
 {zheyuanm, xitan, lziarek, hongxinh, zimingzh}@buffalo.edu, zhang.ning@wustl.edu





1 Introduction


Exploring the security landscape of ARM Cortex-M TrustZone, we uncover a new class of vulnerabilities, termed as 'return-to-non-secure' (ret2ns) attacks. These attacks exploit the fast state switch mechanism of the TrustZone, leading to arbitrary code execution with escalated privilege in the non-secure state. We not only confirm the feasibility of ret2ns attacks but also propose effective countermeasures, introducing two address sanitizing mechanisms with a minimal performance impact.

2 Background

- Cortex-M's rapid state switch has security implications
- The semantic gap results in potential confused-deputy attacks



- $IPSR \neq 0$, Handler mode
- $IPSR = 0$, Thread mode
- IPSR register is shared between states; CONTROL register is banked for each state



3 Threat Model


Goal: a user-space attacker in NS conducts privilege escalation

Assumptions:

- memory corruption vulnerability in S
- attacker utilizes NS system calls (SVC) for S interaction
- arbitrary code execution in S is not possible for an attacker

Target: to corrupt code pointer used by bxns/blxns in S

5 A Walking Example



6 Defense 1 - MPU-assisted Address Sanitizer

- Validate memory access permissions for NS target
- Verify NS destination address against NS MPU configuration before bxns/blxns executes

Defense 2 - Address Masking

- Assume user/kernel space programs in distinct, known memory regions
- Apply bit-wise masking to NS target address

7 Defense Evaluation

T, N	Blinky	MPU-assisted Addr Sanitizer	Address Masking
10 ⁷ , 10 ⁷	1,200,503,441	1,200,508,359 (0.0004%)	1,200,506,190 (0.0002%)
10 ⁵ , 10 ⁵	12,503,869	12,508,385 (0.0361%)	12,506,793 (0.0234%)
10 ⁷ , 10 ⁵	12,473,897	12,474,465 (0.0046%)	12,474,243 (0.0028%)
10 ⁵ , 10 ⁷	1,203,433,289	1,203,892,073 (0.0381%)	1,203,674,733 (0.0201%)


4 Overview

Handler-mode-originated attacks

- IPSR is shared between states

Thread-mode-originated attacks

- CONTROL.nPRIV is banked between states



8 Summary

- The semantic gap in Cortex-M TrustZone results in potential confused-deputy attacks
- Four types of ret2ns attacks
- Two address sanitizing mechanisms
- Negligible defense runtime overhead